Login about (844) 217-0978

Clive Collins

In the United States, there are 19 individuals named Clive Collins spread across 11 states, with the largest populations residing in New York, Nevada, Florida. These Clive Collins range in age from 55 to 90 years old. Some potential relatives include Walter Steiner, Judith Steiner, Sara Collins. You can reach Clive Collins through various email addresses, including chatty***@aol.com, clive.coll***@yahoo.com. The associated phone number is 919-550-2856, along with 6 other potential numbers in the area codes corresponding to 702, 619, 561. For a comprehensive view, you can access contact details, phone numbers, addresses, emails, social media profiles, arrest records, photos, videos, public records, business records, resumes, CVs, work history, and related names to ensure you have all the information you need.

Public information about Clive Collins

Phones & Addresses

Name
Addresses
Phones
Clive L Collins
305-828-2913
Clive A Collins
919-550-2856
Clive A Collins
919-550-2856
Clive Collins
772-220-0406

Publications

Us Patents

Advanced Parallel Array Processor I/O Connection

US Patent:
5617577, Apr 1, 1997
Filed:
Mar 8, 1995
Appl. No.:
8/400687
Inventors:
Thomas N. Barker - Vestal NY
Clive A. Collins - Poughkeepsie NY
Michael C. Dapp - Endwell NY
James W. Dieffenderfer - Owego NY
Donald G. Grice - Kingston NY
Billy J. Knowles - Kingston NY
Donald M. Lesmeister - Vestal NY
Richard E. Nier - Apalachin NY
Eric E. Retter - Warren Center PA
David B. Rolfe - West Hurley NY
Vincent J. Smoral - Endwell NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1300
US Classification:
395800
Abstract:
A fast I/O for a multi-PME computer system provides a way to break into a network coupling to alternate network couplings. The system coupling is called a zipper. Our I/O zipper concept can be used to implement the concept that the port into a node could be driven by the port out of a node or by data coming from the system bus. Conversely, data being put out of a node would be available to both the input to another node and to the system bus. Outputting data to both the system bus and another node is not done simultaneously but in different cycles. The zipper passes data into and out of a network of interconnected nodes is used in a system of interconnecting nodes in a mesh, rings of wrapped tori. such that there is no edge to the network, the zipper mechanism logically breaks the the rings along a dimension orthogonal to the rings such that an edge to the network is established. The coupling dynamically toggles the network between a network without an edge and a network with an edge.

Dynamic Random Access Memory Persistent Page Implemented As Processor Register Sets

US Patent:
5555528, Sep 10, 1996
Filed:
May 25, 1995
Appl. No.:
8/450324
Inventors:
Clive A. Collins - Wappingers Falls NY
Billy J. Knowles - Kingston NY
Christine M. Desnoyers - Pine Bush NY
David B. Rolfe - West Hurley NY
Dale E. Pontius - Colchester VT
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G11C 700
US Classification:
365227
Abstract:
The sense amplifier registers (SARs) servicing the arrays of a dynamic random access memory (DRAM) located on a semiconductor chip with a processor are all maintained at full power while unaccessed arrays are powered down to conserve power. Accessing circuits for the DRAM permit accessing by the processor of word length segments of each of the SARs independently of one another so that the SARs function as a read/write cache for the processor.

Parallel Computer System Providing Multi-Ported Intelligent Memory

US Patent:
5594918, Jan 14, 1997
Filed:
Mar 28, 1995
Appl. No.:
8/412354
Inventors:
Billy J. Knowles - Kingston NY
Clive A. Collins - Poughkeepsie NY
Christine M. Desnoyers - Pine Bush NY
Donald G. Grice - Kingston NY
David B. Rolfe - West Hurley NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1328
G06F 13376
US Classification:
395800
Abstract:
A parallel computer system providing multi-ported intelligent memory is formed of a plurality of nodes or cells interconnected to provide a shared memory with processors of the network and their memory providing the network routing and shared memory. Each of the nodes provides a functional unit with a processor, shared memory, and communication interface. K zipper ports in addition provide a switching function to interconnect the distributed memory and processors providing the shared memory. The resulting multi-ported shared intelligent memory switch can be used to connect (switch) a variety of computer system elements (CSEs) including computers and direct access storage devices (DASDs). The multi-ported intelligent memory shared memory organized into a collection of cells or nodes and is called the hedgehog. Each node comprises a finite computer memory, a processing unit, and communication interface and at least K of the nodes of the device have a zipper port.

N-Dimensional Modified Hypercube

US Patent:
5794059, Aug 11, 1998
Filed:
Jul 28, 1994
Appl. No.:
8/282101
Inventors:
Thomas Norman Barker - Vestal NY
Clive Allan Collins - Poughkeepsie NY
Michael Charles Dapp - Endwell NY
James Warren Dieffenderfer - Owego NY
Billy Jack Knowles - Kingston NY
David Bruce Rolfe - West Hurley NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1516
US Classification:
3958001
Abstract:
A parallel array processor for massively parallel applications is formed with low power CMOS with DRAWM processing while incorporating processing elements on a single chip, with nodes connected in an n-dimensional modified non-binary hypercube. In a 4-dimensional modified non-binary hypercube embodiment, each node includes either processor memory elements on a single chip, each processor memory element having its own associated processing element, significant memory, and I/O, with each processor memory element supporting an external port. Pairs of ports are associated with each dimension, labeled X, Y, W, and Z. Eight nodes are connected in the X dimension to form a ring. Corresponding nodes from eight such rings are connected into rings in the Y dimension to form an 8. times. 8 array of nodes, referred to as a cluster. Corresponding nodes of eight clusters are connected into ring (64 rings) in the Z dimension, forming an 8. times. 8. times.

Apap I/O Programmable Router

US Patent:
5963745, Oct 5, 1999
Filed:
Apr 27, 1995
Appl. No.:
8/430114
Inventors:
Clive Allan Collins - Poughkeepsie NY
Michael Charles Dapp - Endwell NY
James Warren Dieffenderfer - Owego NY
David Christopher Kuchinski - Owego NY
Billy Jack Knowles - Kingston NY
Richard Edward Nier - Apalachin NY
Eric Eugene Retter - Warren Center PA
Robert Reist Richardson - Vestal NY
David Bruce Rolfe - West Hurley NY
Vincent John Smoral - Endwell NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1516
US Classification:
39580013
Abstract:
A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processor memory elements on a single chip have their own associated processing element, significant memory, and I/O and are interconnected with a hypercube based, but modified, topology. These nodes are then interconnected, either by a hypercube, modified hypercube, or ring, or ring within ring network topology. The architecture uses all the pins for networking. Each chip has eight 16 bit processors, and eight respective 32K memories. I/O has three internal ports and one external port shared by the plural processors on the chip. Significant software flexibility is provided to enable quick implementation of existing programs written in common languages. The scalable chip has internal and external connections for broadcast and asynchronous SIMD, MIMD and SIMIMD (SIMD/MIMD) with dynamic switching of modes.

High Performance Computer System With Platters And Unidirectional Storage Modules Therebetween

US Patent:
5150279, Sep 22, 1992
Filed:
Mar 18, 1991
Appl. No.:
7/671057
Inventors:
Clive A. Collins - Poughkeepsie NY
James A. McDonald - Newburgh NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
H05K 712
H05K 720
H02B 156
G11C 506
US Classification:
361393
Abstract:
A high performance computer system package integrates the switches and memory in the core of the package with the processors distributed about the periphery of this core. The request and response switches and the input or output lines are on platters and storage modules are coupled between the platters.

Dynamic Random Access Memory Persistent Page Implemented As Processor Register Sets

US Patent:
5519664, May 21, 1996
Filed:
May 25, 1995
Appl. No.:
8/450325
Inventors:
Clive A. Collins - Wappingers Falls NY
Billy J. Knowles - Kingston NY
Christine M. Desnoyers - Pine Bush NY
David B. Rolfe - West Hurley NY
Dale E. Pontius - Colchester VT
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G11C 700
US Classification:
36523003
Abstract:
The sense amplifier registers (SARs) servicing the arrays of a dynamic random access memory (DRAM) located on a semiconductor chip with a processor are all maintained at full power while unaccessed arrays are powered down to conserve power. Accessing circuits for the DRAM permit accessing by the processor of word length segments of each of the SARs independently of one another so that the SARs function as a read/write cache for the processor.

Advanced Parallel Array Processor (Apap)

US Patent:
5717943, Feb 10, 1998
Filed:
Jun 5, 1995
Appl. No.:
8/465926
Inventors:
Thomas Norman Barker - Vestal NY
Clive Allan Collins - Poughkeepsie NY
Michael Charles Dapp - Endwell NY
James Warren Dieffenderfer - Owego NY
Donald George Grice - Kingston NY
Peter Michael Kogge - Endicott NY
David Christopher Kuchinski - Owego NY
Billy Jack Knowles - Kingston NY
Donald Michael Lesmeister - Vestal NY
Richard Ernest Miles - Apalachin NY
Richard Edward Nier - Apalachin NY
Eric Eugene Retter - Warren Center PA
Robert Reist Richardson - Vestal NY
David Bruce Rolfe - West Hurley NY
Nicholas Jerome Schoonover - Tioga Center NY
Vincent John Smoral - Endwell NY
James Robert Stupp - Endwell NY
Paul Amba Wilkinson - Apalachin NY
Assignee:
International Business Machines Corporation - Armonk NY
International Classification:
G06F 1580
US Classification:
395800
Abstract:
A computer system having a plurality of processors and memory including a plurality of scalable nodes having multiple like processor memory elements. Each of the processor memory elements has a plurality of communication paths for communication within a node to other like processor memory elements within the node. Each of the processor memory elements also has a communication path for communication external to the node to another like scalable node of the computer system.

FAQ: Learn more about Clive Collins

What is Clive Collins date of birth?

Clive Collins was born on 1962.

What is Clive Collins's email?

Clive Collins has such email addresses: chatty***@aol.com, clive.coll***@yahoo.com. Note that the accuracy of these emails may vary and they are subject to privacy laws and restrictions.

What is Clive Collins's telephone number?

Clive Collins's known telephone numbers are: 919-550-2856, 919-894-8977, 702-655-7556, 619-465-5329, 561-575-7297, 219-436-9339. However, these numbers are subject to change and privacy restrictions.

How is Clive Collins also known?

Clive Collins is also known as: Clyde Collins, Allen Collins, Allan C Collins, Clive Collinse, Alan Steiner. These names can be aliases, nicknames, or other names they have used.

Who is Clive Collins related to?

Known relatives of Clive Collins are: Judith Steiner, Alan Steiner, Austin Steiner, Donna Collins, Marcia Collins, Clive Collins, Timothy Andrews. This information is based on available public records.

What are Clive Collins's alternative names?

Known alternative names for Clive Collins are: Judith Steiner, Alan Steiner, Austin Steiner, Donna Collins, Marcia Collins, Clive Collins, Timothy Andrews. These can be aliases, maiden names, or nicknames.

What is Clive Collins's current residential address?

Clive Collins's current known residential address is: 91 Coaster Ct, Angier, NC 27501. Please note this is subject to privacy laws and may not be current.

What are the previous addresses of Clive Collins?

Previous addresses associated with Clive Collins include: 424 New Kent Pl, Cary, NC 27511; PO Box 1870, Clayton, NC 27528; 113 Palmer, Clayton, NC 27520; 91 Coaster, Angier, NC 27501; 5304 Your, Las Vegas, NV 89108. Remember that this information might not be complete or up-to-date.

Where does Clive Collins live?

Angier, NC is the place where Clive Collins currently lives.

How old is Clive Collins?

Clive Collins is 61 years old.

People Directory:

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z